VHDL Tutorial 18: Design a T flip-flop (with enable and an active high reset input) using VHDL
Flip-flops - Digilent Reference
flipflop - Building a T flip-flop with enable and reset using only a JK flip -flop that has no enable or reset, and use some necessary logic gates - Electrical Engineering Stack Exchange
VHDL Tutorial 18: Design a T flip-flop (with enable and an active high reset input) using VHDL
RST Flip Flops - Buy RST Flip Flops Online at Best Price - Shop Online for Footwears in India | Flipkart.com
R-S-T flip flop
Build a T flip-flop with enable and reset using only a JK flip-flop (without enable or reset) and some necessary logic gates - Electrical Engineering Stack Exchange